WHAT IS CLAIMED IS:

- Win	1.	A memory component with built-in self test, comprising:
05/		an input/output interface coupled to the memory array and having a loopback;
		a controller to transmit input/output test data to the input/output interface, and to
	receiv	e the input/output test data from the loopback of the input/output interface; and
		a compare register to compare the input/output test data transmitted to the
	input/o	output interface with the input/output test data received from the input/output
	interfa	ice.
•		
Silver Si	2.	The memory component according to claim 1 wherein the memory component is
a dyna	mic ran	adom access memory (DRAM).
	3.	The memory component according to claim 1, wherein the memory component is
a buffe	er.	
	4.	The memory component according to claim 3, wherein the buffer is an address
and co	mmand	buffer.
	5.	The memory component according to claim 3, wherein the buffer is a data buffer.
	6.	The memory component according to claim 3, wherein the buffer is an address
and co	mmand	and data buffer.
	a buffe	input/of interface interface 2. a dynamic rand 3. a buffer. 4. and command 5.



- 7. The memory component according to plaim 1, wherein the compare register
- 2 generates a test result based on the input/output test/data transmitted to the input/output interface
- 3 compared with the input/output test data received from the input/output interface.
- 1 8. The memory component according to claim 1, wherein the controller is adapted to
- 2 transmit memory array test data to a memory array to store the test data therein, and to read the
- 3 memory array test data from the memory array, and the compare register is adapted to compare
- 4 the memory array test data transmitted to the memory array with the memory array test data read
- 5 from the memory array.



13 43 5

¹ 6

17

8

9. A memory component with built-in self test, comprising:

a memory array;

an input/output interface coupled to the memory array and having a loopback;

a controller to transmit memory array test data to the memory array to store the memory array test data, and to read the memory array test data from the memory array;

and


a compare register to compare the memory array test data transmitted to the memory array with the memory array test data read from the memory array.



- 10. The memory component according to claim 9, wherein the memory component is
- 2 a dynamic random access memory (DRAM).

the input/output test data received from the input/output interface.

6




memory array test data read from the memory array.

comparing the memory array test data transmitted to the memory array with the

5

6

	1 -	Sub	24.	A method of testing a memory component with built-in self test, comprising:		
	2			transmitting memory array test data to a memory array;		
	3			storing the memory array test data in the memory array		
1	4			reading the memory array test data from the memory array; and		
	5			comparing the memory array test data transmitted to the memory array with the		
	6		memor	ry array test data read from the memory array.		
	₁ 50	B) randon	25. n access	The method according to claim 24, wherein the memory component is a dynamic s memory (DRAM).		
	1		26.	The method according to claim 24, wherein the memory component is a buffer.		
	1		27.	The method according to claim 26, wherein the buffer is an address and command		
1 1 1 2	2	buffer				
	1 -		28.	The method according to claim 26, wherein the buffer is a data buffer.		
	1		29.	The method according to claim 26, wherein the buffer is an address and command		
1 2	2	and data buffer.				
	1		30.	The method according to claim 24, wherein the compare register generates a test		
	2	result b	based or	the memory array test data transmitted to the memory array compared with the		
	3	memor	y array	test data read from the memory array.		




6

7

8

•
36. The memory module according to claim 31, wherein the test data is obtained from
a data bus through a memory controller.
37. The memory module according to claim 31, wherein the register receives the test
result from the at least one data buffer and reports the test result as one of the following
conditions: built-in self test not enabled, built-in self test enabled, built-in self test failed, and
ouilt-in self test passed.
38. The memory module according to claim 31, wherein the at least one data buffer
utilizes an exclusive-OR (XOR) comparator to compare the test data received from the address
and command buffer with the test data received from the at least one memory component.
39. A method of testing a memory module with built-in self test, the method
comprising:
transmitting address and command/data and test data to a memory component
from an address and command buffer;
receiving the test data from the address and command buffer;


test data received from the memory/component to generate a test result.



The method according to claim 39, further including:

1

46.



receiving the test result in a register of the address and command buffer; and

reporting the test result from the register as one of the following conditions: builtin self test not enabled, built-in self test enabled, built-in self test failed, and built-in self
test passed.

47. The method according to claim 39, wherein comparing the test data received from the address and command buffer with the test data received from the memory component is performed by a data buffer utilizing an exclusive-OR (XOR) comparator.

1

2

3

C 5

9

10

11

12

13

14

48. A memory module with built-in self test, comprising:

at least one memory component;

an address and command buffer adapted to transmit address and command data and test data to the at least one memory component, wherein the address and command buffer includes,

a register to receive a test result,

a clock multiplier to receive a clock signal and to multiply the clock signal

for transmission, and

an address and command generator to generate the address and command

data; and

at least one data buffer to receive the test data from the address and command buffer, to receive the test data from the at least one memory component, and to compare the test data received from the address and command buffer with the test data received from the at least one memory component to generate the test result.

2



- The memory module according to claim 48, wherein the address and command 49.
- buffer and the data buffer are within a single buffer chip. 2
- 1 50. The memory module according to claim 48, wherein the at least one memory
- component is a dynamic random access memory (DRAM). 2
- 1 51. The memory module acdording to claim 48, wherein the test data is obtained from 2 a data bus through a memory controller.
 - 52. The memory module according to claim 48, wherein the register receives the test result from the at least one data buffer and reports the test result as one of the following conditions: built-in self test not knabled, built-in self test enabled, built-in self test failed, and built-in self test passed.
 - The memory/module according to claim 48, wherein the at least one data buffer utilizes an exclusive-OR (XOR) comparator to compare the test data received from the address and command buffer with the test data received from the at least one memory component.

